ADC - Types (Analog to Digital Converter)

2,369 views 25 slides Aug 17, 2020
Slide 1
Slide 1 of 25
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13
Slide 14
14
Slide 15
15
Slide 16
16
Slide 17
17
Slide 18
18
Slide 19
19
Slide 20
20
Slide 21
21
Slide 22
22
Slide 23
23
Slide 24
24
Slide 25
25

About This Presentation

ADC - Types (Analog to Digital Converter)


Slide Content

15EE55C – Digital Signal Processing and its Applications Types of ADC Dr. M. Bakrutheen AP(SG)/EEE Mr. K. Karthik Kumar AP/EEE DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING NATIONAL ENGINEERING COLLEGE, K.R. NAGAR, KOVILPATTI – 628 503 ( An Autonomous Institution, Affiliated to Anna University – Chennai)

Introduction An Analog to Digital Converter (ADC) takes an analog input signal and converts the input, through a mathematical function, into a digital output signal. While there are many ways of implementing an ADC, there are three conceptual steps that occur. The signal is sampled. The sampled signal is quantized. The quantized signal is digitally coded.

Sampling By, sampling we turn a continuous-time function which may take on infinitely many values at different times into a discretized function that may take on infinitely many values at different discrete indices. Sampling generally is done with a Sample-And-Hold circuit (simple experiments can be done using a capacitor and switch). To be able to reconstruct the signal we must consider the Sampling Theorem which says that a sampling frequency twice the highest frequency we're expecting is needed. In a simple way sampling can be defined as the process of taking samples from the continuous time function x(t) and for the signal to reconstruct we must consider the sampling theorem which states that the sampling frequency must be always greater than or equal to twice the highest frequency.

Quantization Quantization is the process of taking a continuous voltage signal and mapping it to a discrete number of voltage levels. The number of voltage levels affects the quantization noise that occurs. Since digital computers are binary in nature, the number of quantization levels is usually a power of 2, i.e., N= 2 n , where n is the number of quantization bits. The signal may be amplified or attenuated before going into the ADC, so that the maximum and minimum voltage levels give the best compromise between resolution of the signal levels and minimization of clipping.

Encoding Encoding is the process of converting the quantized signals into a digital representation. This encoding is performed by giving each quantization level a unique label. For instance, if four bits are used, the lowest level may be (in binary) 0000, and the next highest level 0001, etc.

Types Dual Slope A/D Converter Successive Approximation A/D Converter Flash A/D Converter Delta-Sigma A/D Converter Other: Voltage-to-frequency, staircase ramp or single  slope, charge balancing or redistribution, switched capacitor, tracking, and synchro or resolver

Dual Slope ADC

Dual Slope ADC Fundamental components: Integrator Electronically Controlled Switches Counter Clock Control Logic Comparator

Dual Slope ADC - Functioning A dual-slope ADC (DS-ADC) integrates an unknown input voltage (V IN ) for a fixed amount of time (T INT ), then "de-integrates" (T DEINT ) using a known reference voltage (V REF ) for a variable amount of time. The key advantage of this architecture over the single-slope is that the final conversion result is insensitive to errors in the component values. That is, any error introduced by a component value during the integrate cycle will be cancelled out during the de-integrate phase.

Dual Slope ADC - Functioning At t<0 S1 is set to ground, S2 is closed, and counter=0. At t=0 a conversion begins and S 2 is open, and S 1 is set so the input to the integrator is V in . S 1 is held for T INT which is a constant  predetermined time interval. When S 1 is set the counter begins to count clock  pulses, the counter resets to zero after T INT V out of integrator at t=T INT is V IN T INT /R C is linearly proportional to V IN At t=T INT S 1 is set so - V ref is the input to the  integrator which has the voltage V IN T INT /R C stored in it. The integrator voltage then drops linearly with a slope - V ref /R C . A comparator is used to determine when the output  voltage of the integrator crosses zero When it is zero the digitized output value is the state of the counter.

Dual Slope ADC – PROS and CONS PROS Conversion result is insensitive to errors in the component values. Fewer adverse affects from “noise” High Accuracy CONS Slow Accuracy is dependent on the  use of precision external components Cost

Flash ADC

Flash ADC Fundamental Components (For N bit Flash A/D): 2 N -1 Comparators 2 N Resistors Control Logic

Flash ADC – Functioning Uses the 2 N resistors to form a ladder voltage divider, which divides the reference voltage into 2 N equal intervals. Uses the 2 N -1 comparators to determine in which of these 2 N voltage intervals the input voltage V in lies. The Combinational logic then translates the information  provided by the output of the comparators This ADC does not require a clock so the conversion time is essentially set by the settling time of the comparators and the propagation time of the combinational logic.

Flash ADC – PROS and CONS PROS Very Fast (Fastest) Very simple  operational theory Speed is only limited by gate and comparator propagation delay CONS Expensive Prone to produce  glitches in the output Each additional bit  of resolution requires twice the comparators

Successive Approximation ADC

Successive Approximation ADC Uses a n-bit DAC to compare DAC and original analog results. Uses Successive Approximation Register (SAR) supplies an approximate digital code to DAC of V in . Comparison changes digital output to bring it closer to the input value. Uses Closed-Loop Feedback Conversion

Successive Approximation ADC – Functioning

Successive Approximation ADC – Functioning

Successive Approximation ADC – PROS and CONS PROS Capable of high speed  and reliable Medium accuracy compared to other ADC types Good tradeoff between  speed and cost Capable of outputting the binary number in serial (one bit at a time) format CONS Higher resolution  successive approximation ADC’s will be slower Speed limited to approx. 5MSPS

Sigma – Delta ADC

Sigma – Delta ADC Main Components Resistors Capacitor Comparators Control Logic

Sigma – Delta ADC – Functioning Input is over sampled, and goes to integrator. The integration is then compared to ground.  Iterates and produces a serial bit stream Output is a serial bit stream with # of 1’s proportional to V in With this arrangement the sigma-delta modulator automatically adjusts its output to ensure that the average error at the quantizer output is zero. The integrator value is the sum of all past values of the error, so whenever  there is a non-zero error value the integrator value just keeps building until the error is once again forced to zero.

Sigma – Delta ADC – PROS and CONS PROS High Resolution No need for precision components CONS Slow due to over sampling Only good for low bandwidth

Comparison of ADC