Basic MOSFET structure

Surajduvey 946 views 13 slides Oct 01, 2017
Slide 1
Slide 1 of 13
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13

About This Presentation

Metal oxide semiconductor field emitting transistor is a unipolar high input impedance device usually operated in saturation region for applications like microprocessor, power devices, memories etc.


Slide Content

Government Engineering College, Bharuch VLSI Presentation

Basic MOSFET Structure Prepared by: Xyz 6 th Sem E.C.(A) Electronics and Comm. Dept.

MOSFET Structure p-Si n + L Source Gate Drain Field Oxide Gate Oxide Bulk (Substrate)

Importance for LSI/VLSI Low fabrication cost Small size Low power consumption Applications Microprocessors Memories Power Devices

Basic Properties Unipolar device Very high input impedance Capable of power gain Two possible device types: enhancement mode; depletion mode Two possible channel types: n-channel; p-channel

Symbols G D S B G D S B p Channel MOSFET n Channel MOSFET

Current-Voltage Characteristic A B C D I DS V DS

Channel Formation p-Si B V G +V DS n-Channel S D

Increased V DS p-Si B V G +V DS n-Channel S D

Triode Region A voltage-controlled resistor @small V DS G p n+ n+ metal S D B oxide + - +++ +++ - - - - V GS1 >V t p n+ n+ metal S D B oxide + - +++ +++ +++ - - - - - - V GS2 >V GS1 p n+ n+ metal S D B oxide + - +++ +++ +++ - - - - - - - - - V GS3 >V GS2 +++ I D V DS 0.1 v increasing V GS Increasing V GS puts more charge in the channel, allowing more drain current to flow cut-off

Saturation Region occurs at large V DS p n+ n+ metal source S gate G drain D body B oxide + - +++ +++ +++ V DS large As the drain voltage increases, the difference in voltage between the drain and the gate becomes smaller. At some point, the difference is too small to maintain the channel near the drain  pinch-off

Simplified MOSFET I-V Equations Cut-off: V GS < V T I D = I S = 0 Triode: V GS >V T and V DS < V GS -V T I D = k n ’ (W/L)[(V GS -V T )V DS - 1 / 2 V DS 2 ] Saturation: V GS >V T and V DS > V GS -V T I D = 1 / 2 k n ’(W/L)(V GS -V T ) 2 where k n ’ = (electron mobility)x(gate capacitance) = m n ( e ox / t ox ) … electron velocity = m n E and V T depends on the doping concentration and gate material used (…more details later)

Thank You