Register Addressing Mode
It means that the register is the source of
an operand for an instruction.
Example
MOV CX, AX ; copies the contents of the
16-bit AX register into ; the 16-bit CX
register),
ADD BX, AX
10/31/2022
4
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Immediate Addressing Mode
Theaddressingmodeinwhichthedata
operandisapartoftheinstructionitselfis
knownasimmediateaddressingmode.
Example
MOVCX,4929H,
ADDAX,2387H,
MOVAL,FFH
10/31/2022
5
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Direct Addressing Mode
Theaddressingmodeinwhichthe
effectiveaddressofthememorylocation
iswrittendirectlyintheinstruction.
Example
MOVAX,[1592H],
MOVAL,[0300H]
10/31/2022
6
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Register Indirect Addressing
Mode
Thisaddressingmodeallowsdatatobe
addressedatanymemorylocation
throughanoffsetaddressheldinanyof
thefollowingregisters:BP,BX,DI&SI.
Example
MOVAX,[BX];SupposetheregisterBX
contains4895H,thenthecontents;
4895HaremovedtoAX
ADDCX,{BX}
10/31/2022
7
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Based Addressing Mode
Inthisaddressingmode,theoffset
addressoftheoperandisgivenbythe
sumofcontentsoftheBX/BPregisters
and8-bit/16-bitdisplacement.
Example
MOVDX,[BX+04],
ADDCL,[BX+08]
10/31/2022
8
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Indexed Addressing Mode
Inthisaddressingmode,theoperands
offsetaddressisfoundbyaddingthe
contentsofSIorDIregisterand8-bit/16-
bitdisplacements.
Example
MOVBX,[SI+16],
ADDAL,[DI+16]
10/31/2022
9
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Based-Index Addressing Mode
Inthisaddressingmode,theoffset
addressoftheoperandiscomputedby
summingthebaseregistertothecontents
ofanIndexregister.
Example
ADDCX,[AX+SI],
MOVAX,[AX+DI]
10/31/2022
10
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE
Based Indexed with Displacement
Mode
Inthisaddressingmode,theoperands
offsetiscomputedbyaddingthebase
registercontents.AnIndexregisters
contentsand8or16-bitdisplacement.
Example
MOVAX,[BX+DI+08],
ADDCX,[BX+SI+16]
10/31/2022
11
ANNA UNIVERSITY REGIONAL CAMPUS COIMBATORE