Analog multipler , vco and pll -PPT.pptx

rohithp412005 40 views 31 slides Aug 17, 2024
Slide 1
Slide 1 of 31
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13
Slide 14
14
Slide 15
15
Slide 16
16
Slide 17
17
Slide 18
18
Slide 19
19
Slide 20
20
Slide 21
21
Slide 22
22
Slide 23
23
Slide 24
24
Slide 25
25
Slide 26
26
Slide 27
27
Slide 28
28
Slide 29
29
Slide 30
30
Slide 31
31

About This Presentation

It's is the portion of analog multipler and pll


Slide Content

Unit - 3 ANALOG MULTPLIER AND PLL: Analog Multiplier using Emitter Coupled Transistor pair, Gilbert Multiplier cell, Operation of the basic PLL, closed loop analysis, Voltage controlled oscillator, application of PLL for AM detection, FM detection, FSK modulator and demodulator, Frequency synthesizers.

INTRODUCTION

INTRODUCTION

The Emitter-Coupled Pair as a Simple Multiplier

TWO QUADRANT RESTRICTION

Gilbert multiplier cell

Gilbert multiplier cell Applications

Phase-Locked Loop (PLL) 10

OBJECTIVES Introduction to Phase-locked loop (PLL) Basic PLL System Phase Detector (PD) Voltage Controlled Oscillator (VCO) Loop Filter (LF) PLL Applications 11

A Phase-Locked Loop (PLL) is a negative feedback system consists of a phase detector , a low pass filter and a voltage controlled oscillator (VCO) within its loop. Its purpose is to synchronize an output signal with a reference or input signal in frequency as well as in phase. In the synchronized or “locked” state, the phase error between the oscillator’s output signal and the reference signal is zero, or it remains constant. If a phase error builds up, a control mechanism acts on the oscillator to reduce the phase error to a minimum so that the phase of the output signal is actually locked to the phase of the reference signal. This is why it is called a PLL. Introduction to Phase-locked Loop (PLL) 12

13

14

15 There are three stages of PLL operations : Free Running Stage: When no input is applied at the phase detector, PLL out put frequency is f osc = f o where f o free running frequency of the VCO. Capture Stage: When an input is applied at the phase detector and due to feedback mechanism PLL tries to track the output with respect to the input. Phase Locked Stage: Due to feedback mechanism, the frequency comparison stops when f osc = f in .

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30 FSK DEMODULATOR

31 FREQUENCY MULTIPLIER
Tags