CSN221_Lec_17.pdf Multi Cycle Datapath Design

CSN221_Lec_17 Multi Cycle Datapath Design

1. Course Website: http://faculty.iitr.ac.in/~sudiproy.fcs/csn221_2015.html
Piazza Site: https://piazza.com/iitr.ac.in/fall2015/csn221  
Dr. SudipRoy
CSN‐221: COMPUTER ARCHITECTURE 
AND MICROPROCESSORS
Multi-Cycle DatapathDesign
(Lecture -17)

2. Dr. Sudip Roy2
Types of Micro‐operations:

Transfer data between registers

Transfer data from register to external

Transfer data from external to register

Perform arithmetic or logical ops

3. Analyzing Performance: Dr. Sudip Roy3

4. Dr. Sudip Roy4

5. Dr. Sudip Roy5

6. Dr. Sudip Roy6

7. Dr. Sudip Roy7

8. Dr. Sudip Roy8

9. Dr. Sudip Roy9

10. Dr. Sudip Roy10

11. Dr. Sudip Roy11
Clock period in single‐cycle datapath:

12. Dr. Sudip Roy12
Clock period in multi‐cycle datapath:

13. Dr. Sudip Roy13
Unbalanced delays:

14. Dr. Sudip Roy14
Two extra adders in single‐cycle datapath:

15. Dr. Sudip Roy15

16. Dr. Sudip Roy16

17. Dr. Sudip Roy17

18. Dr. Sudip Roy18

19. Dr. Sudip Roy19

20. Dr. Sudip Roy20

21. Dr. Sudip Roy21

22. Dr. Sudip Roy22

23. Dr. Sudip Roy23

24. Dr. Sudip Roy24

25. Dr. Sudip Roy25

26. Dr. Sudip Roy26

27. Dr. Sudip Roy27

28. Dr. Sudip Roy28

29. Dr. Sudip Roy29