Logic Gates

63 views 19 slides May 18, 2021
Slide 1
Slide 1 of 19
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13
Slide 14
14
Slide 15
15
Slide 16
16
Slide 17
17
Slide 18
18
Slide 19
19

About This Presentation

Every single Logic Gate with their respective information.


Slide Content

Electrónica Digital
Eduardo Emanuel Tovias
Garza
Engineer Aurelio García
Técnico
Mecatrónica Área
Automatización
28th
October2020 -Matamoros,
Tamaulipas

SEPARATOR: Logic
Gates –Datasheets,
Pinout, Operation
Characteristics

74LS04 NOT Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A Y = A’
0 1
1 0

74LS08 AND Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = A x B
0 0 0
1 0 0
0 1 0
1 1 1

74LS32 OR Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = A + B
0 0 0
1 0 1
0 1 1
1 1 1

74LS86 XOR Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = (A + B) x (A’+B’)
0 0 0
1 0 1
0 1 1
1 1 0

74LS00 NAND Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = (A’)(B’)
0 0 1
1 0 1
0 1 1
1 1 0

74LS02 NOR Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = A’+B’
0 0 1
1 0 0
0 1 0
1 1 0

74LS66 XNOR Gate Maximum Rates,
Pinout, Operation Characteristics
Inputs Outputs
A B Y = (A x B) + (A’ x B’)
0 0 1
1 0 0
0 1 0
1 1 1

SEPARATOR:
BREADBOARD
IMPLEMENTATION

Testing logic gates using combination Input
A=0 & Input B=0

Testing logic gates using combination Input
A=0 & Input B=1

Testing logic gates using combination Input
A=1 & Input B=0

Testing logic gates using combination Input
A=1 & Input B=1

SEPARATOR:
PROTEUS SOFTWARE
SIMULATION

Testing logic gates using combination Input
A=0 & Input B=0

Testing logic gates using combination Input
A=0 & Input B=1

Testing logic gates using combination Input
A=1 & Input B=0

Testing logic gates using combination Input
A=1 & Input B=1