Presentation for the swing demo computer science

Computer science swing demo presentations

1. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Chapter 10Chapter 10
Input/Output OrganizationInput/Output Organization

2. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Chapter OutlineChapter Outline
•Asynchronous data transfersAsynchronous data transfers
•Programmed I/OProgrammed I/O
•InterruptsInterrupts
•Direct Memory AccessDirect Memory Access
•I/O ProcessorsI/O Processors
•Serial CommunicationSerial Communication
•Serial Communication StandardsSerial Communication Standards

3. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Data TransfersAsynchronous Data Transfers

4. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Source-initiated Data TransferSource-initiated Data Transfer

5. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Destination-initiated Data Destination-initiated Data
TransferTransfer

6. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Source-initiated Data Transfer Source-initiated Data Transfer
with Handshakingwith Handshaking

7. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Destination-initiated Data Destination-initiated Data
Transfer with HandshakingTransfer with Handshaking

8. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Programmed I/OProgrammed I/O

9. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
ExampleExample

10. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
ExampleExample

11. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
ExampleExample

12. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
ExampleExample

13. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
ExampleExample

14. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
New InstructionsNew Instructions

15. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
New Control SignalsNew Control Signals
•IO differentiates I/O and memory IO differentiates I/O and memory
accessesaccesses
–IO = 1 for I/O accessIO = 1 for I/O access
–IO = 0 for memory accessIO = 0 for memory access

16. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
New States and RTL CodeNew States and RTL Code

17. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications
•Modify register sectionModify register section

18. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications
•Modify register sectionModify register section
•Modify ALUModify ALU

19. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications
•Modify register sectionModify register section
•Modify ALUModify ALU
•Modify control unit (hard-wired)Modify control unit (hard-wired)

20. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications
•Modify register sectionModify register section
•Modify ALUModify ALU
•Modify control unit (hard-wired)Modify control unit (hard-wired)
•Register and ALU sections unchangedRegister and ALU sections unchanged

21. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications
•Modify register sectionModify register section
•Modify ALUModify ALU
•Modify control unit (hard-wired)Modify control unit (hard-wired)
•Register and ALU sections unchangedRegister and ALU sections unchanged
•One new micro-operation: DR One new micro-operation: DR  Input Input
PortPort

22. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Control Unit ChangesControl Unit Changes

23. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Control Unit Changes - INC Control Unit Changes - INC
and CLR signalsand CLR signals

24. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Control Unit Changes - INC Control Unit Changes - INC
and CLR signalsand CLR signals

25. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Control Unit Changes - Control Unit Changes -
Memory Read SignalMemory Read Signal
•Memory Read = READ ^ Memory Read = READ ^ IOIO’’

26. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
InterruptsInterrupts
•PollingPolling

27. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
InterruptsInterrupts
•IRQ - Interrupt RequestIRQ - Interrupt Request
•IACK - Interrupt AcknowledgeIACK - Interrupt Acknowledge

28. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Types of InterruptsTypes of Interrupts
•ExternalExternal

29. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Types of InterruptsTypes of Interrupts
•ExternalExternal
•InternalInternal

30. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Types of InterruptsTypes of Interrupts
•ExternalExternal
•InternalInternal
•SoftwareSoftware

31. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Processing InterruptsProcessing Interrupts
•Do nothing (until the current instruction Do nothing (until the current instruction
has been executed)has been executed)

32. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Processing InterruptsProcessing Interrupts
•Do nothing (until the current instruction Do nothing (until the current instruction
has been executed)has been executed)
•Get handler address (vectored)Get handler address (vectored)

33. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Processing InterruptsProcessing Interrupts
•Do nothing (until the current instruction Do nothing (until the current instruction
has been executed)has been executed)
•Get handler address (vectored)Get handler address (vectored)
•Invoke handler routineInvoke handler routine

34. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Vectored Interrupt HardwareVectored Interrupt Hardware

35. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Non-vectored Interrupt Non-vectored Interrupt
HardwareHardware

36. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Multiple Non-vectored Multiple Non-vectored
InterruptsInterrupts

37. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Daisy ChainingDaisy Chaining

38. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
IACKIACK
inin and IACK and IACK
outout

39. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Parallel Priority InterruptsParallel Priority Interrupts

40. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications

41. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications

42. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Interrupt StatesInterrupt States

43. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Direct Memory AccessDirect Memory Access

44. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
DMA ControllerDMA Controller

45. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
DMA Transfer ModesDMA Transfer Modes
•Block/Burst ModeBlock/Burst Mode

46. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
DMA Transfer ModesDMA Transfer Modes
•Block/Burst ModeBlock/Burst Mode
•Cycle Stealing ModeCycle Stealing Mode

47. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
DMA Transfer ModesDMA Transfer Modes
•Block/Burst ModeBlock/Burst Mode
•Cycle Stealing ModeCycle Stealing Mode
•Transparent ModeTransparent Mode

48. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU Modifications - Micro-CPU Modifications - Micro-
operationsoperations

49. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU Modifications - Micro-CPU Modifications - Micro-
operationsoperations

50. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications

51. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
CPU ModificationsCPU Modifications

52. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
I/O ProcessorsI/O Processors

53. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
I/O Processors - operationsI/O Processors - operations
•Block transfer commandsBlock transfer commands

54. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
I/O Processors - operationsI/O Processors - operations
•Block transfer commandsBlock transfer commands
•ALU operationsALU operations

55. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
I/O Processors - operationsI/O Processors - operations
•Block transfer commandsBlock transfer commands
•ALU operationsALU operations
•Control commandsControl commands

56. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication
•bps - Bits Per Second (baud rate)bps - Bits Per Second (baud rate)

57. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication
•bps - Bits Per Second (baud rate)bps - Bits Per Second (baud rate)
•start bitstart bit

58. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication
•bps - Bits Per Second (baud rate)bps - Bits Per Second (baud rate)
•start bitstart bit
•parity bitparity bit

59. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication
•bps - Bits Per Second (baud rate)bps - Bits Per Second (baud rate)
•start bitstart bit
•parity bitparity bit
•stop bit(s)stop bit(s)

60. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication
•bps - Bits Per Second (baud rate)bps - Bits Per Second (baud rate)
•start bitstart bit
•parity bitparity bit
•stop bit(s)stop bit(s)
•bit timebit time

61. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Asynchronous Serial Asynchronous Serial
CommunicationCommunication

62. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Synchronous Serial Synchronous Serial
Communication - HDLCCommunication - HDLC

63. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Universal Asynchronous Universal Asynchronous
Receiver/TransmittersReceiver/Transmitters

64. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
UART Internal ConfigurationUART Internal Configuration

65. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
•Request To SendRequest To Send
•Clear To SendClear To Send
•Transmission DataTransmission Data
•Data Terminal ReadyData Terminal Ready
•Data Set ReadyData Set Ready
•Received DataReceived Data
•Data Carrier DetectData Carrier Detect
•Ring IndicatorRing Indicator
•GroundGround
RS 232C Standard - SignalsRS 232C Standard - Signals

66. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
RS 232C Standard - RS 232C Standard -
ConnectionConnection
•Use RTS, CTS, DTR, and DSR to verify Use RTS, CTS, DTR, and DSR to verify
that both devices are activethat both devices are active

67. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
RS 232C Standard - RS 232C Standard -
ConnectionConnection
•Use RTS, CTS, DTR, and DSR to verify Use RTS, CTS, DTR, and DSR to verify
that both devices are activethat both devices are active
•Use RI to indicate call statusUse RI to indicate call status

68. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
RS 232C Standard - RS 232C Standard -
ConnectionConnection
•Use RTS, CTS, DTR, and DSR to verify Use RTS, CTS, DTR, and DSR to verify
that both devices are activethat both devices are active
•Use RI to indicate call statusUse RI to indicate call status
•Use DCD to establish connectivityUse DCD to establish connectivity

69. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
RS 232C Standard - RS 232C Standard -
ConnectionConnection
•Use RTS, CTS, DTR, and DSR to verify Use RTS, CTS, DTR, and DSR to verify
that both devices are activethat both devices are active
•Use RI to indicate call statusUse RI to indicate call status
•Use DCD to establish connectivityUse DCD to establish connectivity
•Use TD and RD to transfer data, and Use TD and RD to transfer data, and
RTS and CTS to coordinate transfersRTS and CTS to coordinate transfers

70. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
RS 422 Standard - SignalsRS 422 Standard - Signals

71. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Universal Serial Bus StandardUniversal Serial Bus Standard
•Connects one port to several devicesConnects one port to several devices

72. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
Universal Serial Bus StandardUniversal Serial Bus Standard
•Connects one port to several devicesConnects one port to several devices
•Transfers data in packetsTransfers data in packets
–Token packetsToken packets
–Data packetsData packets
–Handshake packetsHandshake packets
–Special PacketsSpecial Packets

73. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
USB Packet FormatsUSB Packet Formats

74. Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001
SummarySummary
•Asynchronous data transfersAsynchronous data transfers
•Programmed I/OProgrammed I/O
•InterruptsInterrupts
•Direct Memory AccessDirect Memory Access
•I/O ProcessorsI/O Processors
•Serial CommunicationSerial Communication
•Serial Communication StandardsSerial Communication Standards