Synchronous Counter

akhileshkushwaha5 10,305 views 14 slides Dec 15, 2016
Slide 1
Slide 1 of 14
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13
Slide 14
14

About This Presentation

What is synchronous
A four-bit synchronous “UP” counter
A four-bit synchronous “down” counter
How to design synchronous counter


Slide Content

WELCOME TO my Synchronous counters 1

Presented by 2 Akhilesh kushwaha

Presentation Topic What is synchronous A four-bit synchronous “UP” counter A four-bit synchronous “down” counter How to design synchronous counter 3

Synchronous counter A synchronous counter , in contrast to an asynchronous counter , is one whose output bits change state simultaneously, with no ripple. The only way we can build such a counter circuit from J-K flip-flops is to connect all the clock inputs together, so that each and every flip-flop receives the exact same clock pulse at the exact same time : 4

Synchronous counter In synchronous binary counter, clock pulses are applied to the CP inputs of all flip-flops and triggered simultaneously. If J = K = 0, the flip-flop remains unchanged. If J = K = 1, the flip-flop complements. For example, the first flip-flop A0 is always complemented. A1 is complemented when the present state of A0 is 1. A2 is complemented when present state of A1A0=11. A3 is complemented when present state of A2A1A0=111. 5

A four-bit synchronous “UP” counter 6

A four-bit synchronous “down” counter 7

How to design synchronous counter For synchronous counters, all the flip-flops are using the same CLOCK signal. Thus, the output would change synchronously . Procedure to design synchronous counter are as follows:- STEP 1 : Obtain the State Diagram. STEP 2 : Obtain the Excitation Table using state transition table for any particular FF (JK or D). Determine number of FF used. STEP 3: Obtain and simplify the function of each FF input using K-Map. STEP 4: Draw the circuit. 8

How to design synchronous counter Design a MOD-4 synchronous up-counter, using JK FF. STEP 1: Obtain the State transition Diagram 9

How to design synchronous counter 10

How to design synchronous counter 11

How to design synchronous counter 12

ANY QUSATION? 13

THANKS TO ALL 14
Tags