unit3 (1).ppt microprocessor 8086 microprocessor

JvSuresh1 12 views 16 slides Aug 27, 2025
Slide 1
Slide 1 of 16
Slide 1
1
Slide 2
2
Slide 3
3
Slide 4
4
Slide 5
5
Slide 6
6
Slide 7
7
Slide 8
8
Slide 9
9
Slide 10
10
Slide 11
11
Slide 12
12
Slide 13
13
Slide 14
14
Slide 15
15
Slide 16
16

About This Presentation

8086


Slide Content

UNIT-III
Pin Diagram Of 8086
Minimum Mode And Maximum Mode Of Operation.
Timing Diagram
Memory Interfacing To 8086 (Static RAM & EPROM).
Need For DMA.
DMA Data Transfer Method.
Interfacing With 8257.

Fig 3.1 Pin diagram of 8086

Minimum mode of 8086
• When the Minimum mode operation is selected, the 8086 provides
all control signals needed to implement the memory and I/O interface.
Fig 3.2 Minimum mode pin diagram of 8086

Fig 3.3 Write cycle timing diagram of 8086 in
Minimum mode

8086 in Maximum mode
Fig 3.4 Maximum mode 8086 system

Fig 3.5 General bus operation cycle in Maximum
mode

Memory interfacing
Fig 3.6 Address mapping

Fig 3.7 Memory interfacing to 8086

For the applications that require huge amounts of data
transfer to memory from a magnetic or optical disk a
dedicated hardware device called DMA controller is used.
The DMA controller temporarily borrows the address
bus ,data bus and control bus from the microprocessor and
transfers the data bytes directly from the disk controller to
a series of memory locations.
Some DMA devices even can do memory to memory
transfers.

Fig 3.8 Block diagram of DMA Interfacing

Fig 3.9 Block diagram that shows DMA data transfer scheme

Fig 3.10 Pin diagram of 8257 DMA
controller

Fig 3.12 Mode set register Bit format
Fig 3.13 Status register Bit format

Table 3.1 8257 Register selection
Tags