Characteristics
Characters of circuits depend on outside circuit
structure, not the opamp itself
Gain A
V: very high, ideally ∞
Zin: very large, ideally ∞
Zout: very small, ideally 0
Current entering the amp at either terminal:
extremely small, ideally 0
Voltage out (when voltages into each other are
equal): small, ideally 0
Bandwidth: broad, ideally infinite
Characteristics
Input: 2 inputs (positive and negative)
Single-ended input: 1 input to signal source, 1 input to
ground
Double-ended input: 2 different signal sources or 1 signal
source apply between 2 inputs
Output: 1 or 2 outputs, typically 1 output
Mode gain:
Differential-mode gain A
dm -large
Common-mode gain A
cm -small
Common-mode rejection ratio CMRR=G=A
dm/A
cm, usually
about 10
3
-10
5
Structure
Requirement:
Gain: large
Offset: small
Currents: small
Input impedance: large
Output impedance: small
Input: symmetric
Structure
Input stage
Intermediate stage
Level shifting stage
Output stage
Example: 741 –at the end of chapter
Applications
Basic and advance applications
Basic applications:
Inverting, non-inverting amplifier
Uni-gain circuit
Addition and subtraction circuits
Integration and differential circuits
Multi-stages circuit
Applications
Advance applications
Current-controlled voltage source
Voltage-controlled current source
DC voltmeter
AC voltmeter
Driver circuit
Active filters
NIC
.etc.
Non-inverting fixed-gain amplifier
Prove:
V-= V+ = V
1
I-= I+ = 0
=>I
R1= I
rf = V
1/R
1
=>A = 1+R
f/R
1
Non-inverting fixed-gain amplifier
A = 1+R
f/R
1=101
V
o=101V
i
Inside structure: SchematicQ2
Q 1 9
Vo
R 1 1
50k
Q 2 1
Q 1 2
R 1 0
40k
Q 1 0
R9
50k
Q5
HI
R8
100
Cc
30p
Q6
R5
39k
Q 1 3 a
Q9
R2
1k
Q1
R3
50k
R7
27k
Q 1 6
Q 1 4
Q 2 0
Q8
Q 1 3 b
Q 2 3Q3
V i n +
Q 2 2
Q 2 4
Q 1 5
R1
1k
Q7
Q 1 7
Q 1 8
LO
Q4
R6
27k
V i n -
R4
5k
Q 1 1
Biasing Current Sources
Generates reference
bias current through R
5
The opAmp reference
current is:
I
ref=[V
CC-V
EB12-V
BE11-(-V
EE)]/R
5
For V
CC=V
EE=15V and
V
BE11=V
BE12=0.7V, we
have I
REF=0.73mAQ 1 0
Q9
Q 1 2
R5
39k
R4
5k
Q 1 1
Q8
Input Stage
The differential pair,
Q1 and Q2 provide
the main input
Transistors Q5-Q7
provide an active
load for the inputQ6
Q3
Q1
Q7
Q5
R1
1k
V i n -V i n +
Q4
R3
50k
R2
1k
Q2
Input Stage:
DC Analysis -1
Assuming that Q10 and Q11 are matched, we
can write the equation from the Widlar current
source:V
T
ln
I
REF
I
C10
I
C10
R
4
Using trial and error, we can solve for
I
C10, and we get: I
C10=19A
Input Stage: DC Analysis -2
From symmetry
we see that
I
C1=I
C2=I, and if the
npnis large,
then I
E3=I
E4=I
Analysis
continues:
Input Stage: DC Analysis -3
Analysis of the active load:
Second (Intermediate) Stage
Transistor Q16 acts as
an emitter-follower
giving this stage a high
input resistance
Capacitor Cc provides
frequency compensation
using the Miller
compensation techniqueQ 1 3 b
R9
50k
Q 1 3 a
Q 1 6
Q 1 7
Cc
30p
R8
100
Second Stage:
DC Analysis
Neglecting the base current of Q23, I
C17is
equal to the current supplied by Q13b
I
C13b=0.75I
REFwhere
P>> 1
Thus: I
C13b=550uA=I
C17
Then we can also write:V
BE17
V
T
ln
I
C17
I
S
618mV I
C16
I
E16
I
B17
I
E17
R
8
V
BE17
R
9
16.2A
Output Stage
Provides the
opAmp with a low
output resistance
Class AB output
stage provides
fairly high current
load capabilities
without hindering
power dissipation
in the ICQ 1 5
Q 1 8
Q 2 3
Q 2 1
Q 1 4
Vo
Q 1 9
R7
27k
R6
27k
Q 2 0
R 1 0
40k
Output Stage:
DC Analysis
Q13a delivers a current of 0.25I
REF, so we can
say: I
C23=I
E23=0.25I
REF=180A
Assuming V
BE18= 0.6V, then I
R10=15A,
I
E18=180-15=165A and I
C18=I
E18=165A
I
C19=I
E19=I
B18+I
R10=15.8A
Short Circuit Protection
These transistors are normally off
They only conduct in the event that a large current is drawn
from the output terminal (i.e. a short circuit)R 1 1
50k
Q 2 4
Q 2 2